2016-09-30 14:13:51 +00:00
|
|
|
source ../scripts/adi_env.tcl
|
|
|
|
|
source $ad_hdl_dir/library/scripts/adi_ip.tcl
|
2016-11-24 14:01:37 +00:00
|
|
|
|
2016-09-30 14:13:51 +00:00
|
|
|
adi_ip_create util_clkdiv
|
|
|
|
|
adi_ip_files util_clkdiv [list \
|
2017-01-11 16:11:53 +00:00
|
|
|
"util_clkdiv_constr.xdc" \
|
|
|
|
|
"util_clkdiv.v" ]
|
2016-11-24 14:01:37 +00:00
|
|
|
|
2016-09-30 14:13:51 +00:00
|
|
|
adi_ip_properties_lite util_clkdiv
|
2016-11-24 14:01:37 +00:00
|
|
|
|
2017-04-03 15:14:29 +00:00
|
|
|
set_property processing_order LATE [ipx::get_files "util_clkdiv_constr.xdc" \
|
|
|
|
|
-of_objects [ipx::get_file_groups -of_objects [ipx::current_core] -filter {NAME =~ *synthesis*}]]
|
|
|
|
|
|
2016-11-24 14:01:37 +00:00
|
|
|
set_property driver_value 0 [ipx::get_ports clk_sel -of_objects [ipx::current_core]]
|
|
|
|
|
|
2017-01-16 12:35:42 +00:00
|
|
|
set_property value_validation_type list [ipx::get_user_parameters SIM_DEVICE -of_objects [ipx::current_core]]
|
|
|
|
|
set_property value_validation_list {7SERIES ULTRASCALE} [ipx::get_user_parameters SIM_DEVICE -of_objects [ipx::current_core]]
|
|
|
|
|
|
|
|
|
|
set_property value_validation_type list [ipx::get_user_parameters SEL_0_DIV -of_objects [ipx::current_core]]
|
2017-01-18 09:56:24 +00:00
|
|
|
set_property value_validation_list {1 2 3 4 5 6 7 8} [ipx::get_user_parameters SEL_0_DIV -of_objects [ipx::current_core]]
|
2017-01-16 12:35:42 +00:00
|
|
|
|
|
|
|
|
set_property value_validation_type list [ipx::get_user_parameters SEL_1_DIV -of_objects [ipx::current_core]]
|
2017-01-18 09:56:24 +00:00
|
|
|
set_property value_validation_list {1 2 3 4 5 6 7 8} [ipx::get_user_parameters SEL_1_DIV -of_objects [ipx::current_core]]
|
2017-01-13 11:54:07 +00:00
|
|
|
|
2017-06-19 06:40:53 +00:00
|
|
|
adi_add_bus clk_out master "xilinx.com:signal:clock_rtl:1.0" "xilinx.com:signal:clock:1.0" \
|
|
|
|
|
[list {"clk_out" "CLK"}]
|
|
|
|
|
|
2016-09-30 14:13:51 +00:00
|
|
|
ipx::save_core [ipx::current_core]
|
