pluto_hdl_adi/library/axi_ad9162/Makefile

34 lines
1.2 KiB
Makefile
Raw Normal View History

2016-07-06 19:02:00 +00:00
####################################################################################
## Copyright (c) 2018 - 2021 Analog Devices, Inc.
### SPDX short identifier: BSD-1-Clause
2016-07-06 19:02:00 +00:00
## Auto-generated, do not modify!
####################################################################################
LIBRARY_NAME := axi_ad9162
2016-07-06 19:02:00 +00:00
GENERIC_DEPS += ../common/ad_dds_1.v
GENERIC_DEPS += ../common/ad_dds_2.v
GENERIC_DEPS += ../common/ad_dds_cordic_pipe.v
GENERIC_DEPS += ../common/ad_dds_sine.v
GENERIC_DEPS += ../common/ad_dds_sine_cordic.v
GENERIC_DEPS += ../common/ad_rst.v
GENERIC_DEPS += ../common/up_axi.v
GENERIC_DEPS += ../common/up_clock_mon.v
GENERIC_DEPS += ../common/up_dac_channel.v
GENERIC_DEPS += ../common/up_dac_common.v
GENERIC_DEPS += ../common/up_xfer_cntrl.v
GENERIC_DEPS += ../common/up_xfer_status.v
GENERIC_DEPS += axi_ad9162.v
GENERIC_DEPS += axi_ad9162_channel.v
GENERIC_DEPS += axi_ad9162_core.v
GENERIC_DEPS += axi_ad9162_if.v
XILINX_DEPS += ../xilinx/common/ad_mul.v
XILINX_DEPS += ../xilinx/common/ad_rst_constr.xdc
XILINX_DEPS += ../xilinx/common/up_clock_mon_constr.xdc
XILINX_DEPS += ../xilinx/common/up_xfer_cntrl_constr.xdc
XILINX_DEPS += ../xilinx/common/up_xfer_status_constr.xdc
XILINX_DEPS += axi_ad9162_ip.tcl
2016-07-06 19:02:00 +00:00
include ../scripts/library.mk