2017-07-31 11:21:56 +00:00
|
|
|
|
|
|
|
set adc_fifo_name axi_ad9680_fifo
|
|
|
|
set adc_fifo_address_width 16
|
|
|
|
set adc_data_width 128
|
|
|
|
set adc_dma_data_width 64
|
|
|
|
|
|
|
|
set dac_fifo_name axi_ad9152_fifo
|
|
|
|
set dac_fifo_address_width 10
|
|
|
|
set dac_data_width 128
|
|
|
|
set dac_dma_data_width 128
|
|
|
|
|
|
|
|
source $ad_hdl_dir/projects/common/zcu102/zcu102_system_bd.tcl
|
|
|
|
source $ad_hdl_dir/projects/common/xilinx/dacfifo_bd.tcl
|
|
|
|
source $ad_hdl_dir/projects/common/xilinx/adcfifo_bd.tcl
|
|
|
|
source ../common/daq3_bd.tcl
|
|
|
|
|
2018-06-08 10:56:22 +00:00
|
|
|
ad_ip_parameter axi_ad9152_xcvr CONFIG.XCVR_TYPE 2
|
|
|
|
ad_ip_parameter axi_ad9680_xcvr CONFIG.XCVR_TYPE 2
|
|
|
|
|
2017-07-31 11:21:56 +00:00
|
|
|
ad_ip_parameter util_daq3_xcvr CONFIG.XCVR_TYPE 2
|
|
|
|
ad_ip_parameter util_daq3_xcvr CONFIG.QPLL_FBDIV 20
|
2018-06-08 10:56:22 +00:00
|
|
|
ad_ip_parameter util_daq3_xcvr CONFIG.QPLL_REFCLK_DIV 1
|