pluto_hdl_adi/library/util_adcfifo/util_adcfifo_hw.tcl

68 lines
2.1 KiB
Tcl
Raw Normal View History

2017-05-12 17:25:17 +00:00
package require qsys
source ../scripts/adi_env.tcl
source ../scripts/adi_ip_alt.tcl
2017-02-28 18:30:50 +00:00
ad_ip_create util_adcfifo {UTIL ADC FIFO Interface}
2017-05-17 20:18:53 +00:00
set_module_property ELABORATION_CALLBACK p_util_adcfifo
# files
2017-02-28 18:30:50 +00:00
ad_ip_files util_adcfifo [list\
$ad_hdl_dir/library/common/ad_rst.v \
2017-02-28 18:30:50 +00:00
$ad_hdl_dir/library/common/ad_axis_inf_rx.v \
$ad_hdl_dir/library/util_cdc/sync_gray.v \
2017-02-28 18:30:50 +00:00
util_adcfifo.v \
util_adcfifo_constr.sdc]
# parameters
2017-02-28 18:30:50 +00:00
ad_ip_parameter DEVICE_FAMILY STRING {Arria 10}
ad_ip_parameter FPGA_TECHNOLOGY INTEGER 1
2017-02-28 18:30:50 +00:00
ad_ip_parameter ADC_DATA_WIDTH INTEGER 256
ad_ip_parameter DMA_DATA_WIDTH INTEGER 64
ad_ip_parameter DMA_READY_ENABLE INTEGER 1
ad_ip_parameter DMA_ADDRESS_WIDTH INTEGER 10
2017-05-17 20:18:53 +00:00
# elaborate
proc p_util_adcfifo {} {
# read parameters
set m_device_family [get_parameter_value "DEVICE_FAMILY"]
set m_adc_data_width [get_parameter_value "ADC_DATA_WIDTH"]
set m_dma_addr_width [get_parameter_value "DMA_ADDRESS_WIDTH"]
set m_dma_data_width [get_parameter_value "DMA_DATA_WIDTH"]
# altera memory
add_hdl_instance alt_mem_asym alt_mem_asym
set_instance_parameter_value alt_mem_asym DEVICE_FAMILY $m_device_family
set_instance_parameter_value alt_mem_asym A_ADDRESS_WIDTH 0
set_instance_parameter_value alt_mem_asym A_DATA_WIDTH $m_adc_data_width
set_instance_parameter_value alt_mem_asym B_ADDRESS_WIDTH $m_dma_addr_width
set_instance_parameter_value alt_mem_asym B_DATA_WIDTH $m_dma_data_width
# interfaces
2017-05-17 20:18:53 +00:00
ad_alt_intf clock adc_clk input 1 adc_clk
ad_alt_intf reset adc_rst input 1 if_adc_clk
ad_alt_intf signal adc_wr input 1 valid
ad_alt_intf signal adc_wdata input ADC_DATA_WIDTH data
ad_alt_intf signal adc_wovf output 1 ovf
2017-05-17 20:18:53 +00:00
ad_alt_intf clock dma_clk input 1 clk
ad_alt_intf signal dma_xfer_req input 1 xfer_req
ad_alt_intf signal dma_xfer_status output 4 xfer_status
add_interface m_axis axi4stream start
set_interface_property m_axis associatedClock if_dma_clk
set_interface_property m_axis associatedReset if_adc_rst
add_interface_port m_axis dma_wr tvalid Output 1
add_interface_port m_axis dma_wready tready Input 1
add_interface_port m_axis dma_wdata tdata Output DMA_DATA_WIDTH
2017-05-17 20:18:53 +00:00
}