2016-09-30 14:50:10 +00:00
|
|
|
|
2017-02-27 21:05:21 +00:00
|
|
|
set adc_fifo_name axi_ad9680_fifo
|
|
|
|
|
set adc_fifo_address_width 16
|
|
|
|
|
set adc_data_width 128
|
|
|
|
|
set adc_dma_data_width 64
|
|
|
|
|
|
|
|
|
|
set dac_fifo_name axi_ad9144_fifo
|
|
|
|
|
set dac_fifo_address_width 10
|
|
|
|
|
set dac_data_width 128
|
|
|
|
|
set dac_dma_data_width 128
|
|
|
|
|
|
2016-09-30 15:54:15 +00:00
|
|
|
source $ad_hdl_dir/projects/common/zcu102/zcu102_system_bd.tcl
|
2017-02-22 20:56:37 +00:00
|
|
|
source $ad_hdl_dir/projects/common/xilinx/adcfifo_bd.tcl
|
|
|
|
|
source $ad_hdl_dir/projects/common/xilinx/dacfifo_bd.tcl
|
2016-09-30 14:50:10 +00:00
|
|
|
source ../common/daq2_bd.tcl
|
|
|
|
|
|
2016-10-05 18:02:59 +00:00
|
|
|
set_property -dict [list CONFIG.XCVR_TYPE {2}] $util_daq2_xcvr
|
2016-09-30 14:50:10 +00:00
|
|
|
set_property -dict [list CONFIG.QPLL_FBDIV {20}] $util_daq2_xcvr
|
|
|
|
|
set_property -dict [list CONFIG.QPLL_REFCLK_DIV {1}] $util_daq2_xcvr
|
|
|
|
|
|
