pluto_hdl_adi/library/util_extract/util_extract.v

73 lines
2.4 KiB
Coq
Raw Normal View History

2017-01-31 14:26:05 +00:00
// ***************************************************************************
// ***************************************************************************
// Copyright 2014 - 2017 (c) Analog Devices, Inc. All rights reserved.
2017-01-31 14:26:05 +00:00
//
// This core is distributed in the hope that it will be useful, but WITHOUT ANY
// WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
// A PARTICULAR PURPOSE.
2017-01-31 14:26:05 +00:00
//
// Redistribution and use of source or resulting binaries, with or without modification
// of this file, are permitted under one of the following two license terms:
2017-01-31 14:26:05 +00:00
//
// 1. The GNU General Public License version 2 as published by the
// Free Software Foundation, which can be found in the top level directory of
// the repository (LICENSE_GPL2), and at: <https://www.gnu.org/licenses/old-licenses/gpl-2.0.html>
//
// OR
//
// 2. An ADI specific BSD license as noted in the top level directory, or on-line at:
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD
// This will allow to generate bit files and not release the source code,
// as long as it attaches to an ADI device.
2017-01-31 14:26:05 +00:00
//
// ***************************************************************************
// ***************************************************************************
`timescale 1ns/100ps
module util_extract #(
2017-01-31 14:26:05 +00:00
2017-05-29 13:04:56 +00:00
parameter NUM_OF_CHANNELS = 2,
parameter DATA_WIDTH = NUM_OF_CHANNELS * 16) (
2017-01-31 14:26:05 +00:00
2017-05-29 13:04:56 +00:00
input clk,
2017-01-31 14:26:05 +00:00
2017-05-29 13:04:56 +00:00
input [DATA_WIDTH-1:0] data_in,
input [DATA_WIDTH-1:0] data_in_trigger,
input data_valid,
2017-01-31 14:26:05 +00:00
2017-05-29 13:04:56 +00:00
output [DATA_WIDTH-1:0] data_out,
output reg trigger_out
2017-01-31 14:26:05 +00:00
);
2017-05-31 08:27:32 +00:00
// loop variables
2017-01-31 14:26:05 +00:00
genvar n;
reg trigger_d1;
wire [15:0] trigger; // 16 maximum channels
generate
2017-05-29 13:04:56 +00:00
for (n = 0; n < NUM_OF_CHANNELS; n = n + 1) begin: g_data_out
2017-01-31 14:26:05 +00:00
assign data_out[(n+1)*16-1:n*16] = {data_in[(n*16)+14],data_in[(n*16)+14:n*16]};
assign trigger[n] = data_in_trigger[(16*n)+15];
end
2017-05-29 13:04:56 +00:00
for (n = NUM_OF_CHANNELS; n < 16; n = n + 1) begin: g_trigger_out
2017-01-31 14:26:05 +00:00
assign trigger[n] = 1'b0;
end
endgenerate
// compensate delay in the FIFO
always @(posedge clk) begin
if (data_valid == 1'b1) begin
trigger_d1 <= |trigger;
trigger_out <= trigger_d1;
end
end
endmodule
// ***************************************************************************
// ***************************************************************************