2016-06-08 15:54:46 +00:00
|
|
|
|
|
|
|
|
source $ad_hdl_dir/projects/common/zc706/zc706_system_bd.tcl
|
|
|
|
|
source $ad_hdl_dir/projects/common/zc706/zc706_system_plddr3_adcfifo.tcl
|
|
|
|
|
source $ad_hdl_dir/projects/common/xilinx/sys_dmafifo.tcl
|
|
|
|
|
|
2016-06-30 17:26:16 +00:00
|
|
|
p_sys_dacfifo [current_bd_instance .] axi_ad9162_fifo 256 10
|
|
|
|
|
p_plddr3_adcfifo [current_bd_instance .] axi_ad9625_fifo 256
|
2016-06-08 15:54:46 +00:00
|
|
|
|
|
|
|
|
create_bd_port -dir I -type rst sys_rst
|
|
|
|
|
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr3
|
|
|
|
|
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 sys_clk
|
|
|
|
|
|
|
|
|
|
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports sys_rst]
|
|
|
|
|
|
2016-06-10 18:20:28 +00:00
|
|
|
ad_connect sys_rst axi_ad9625_fifo/sys_rst
|
|
|
|
|
ad_connect sys_clk axi_ad9625_fifo/sys_clk
|
|
|
|
|
ad_connect ddr3 axi_ad9625_fifo/ddr3
|
2016-06-08 15:54:46 +00:00
|
|
|
|
|
|
|
|
create_bd_addr_seg -range 0x40000000 -offset 0x80000000 \
|
2016-06-10 18:20:28 +00:00
|
|
|
[get_bd_addr_spaces axi_ad9625_fifo/axi_adcfifo/axi] \
|
|
|
|
|
[get_bd_addr_segs axi_ad9625_fifo/axi_ddr_cntrl/memmap/memaddr] \
|
2016-06-08 15:54:46 +00:00
|
|
|
SEG_axi_ddr_cntrl_memaddr
|
|
|
|
|
|
2016-06-10 18:20:28 +00:00
|
|
|
source ../common/fmcomms11_bd.tcl
|
2016-06-08 15:54:46 +00:00
|
|
|
|
