pluto_hdl_adi/library/axi_ad9162/axi_ad9162_if.v

// ***************************************************************************
// ***************************************************************************
// Copyright 2011(c) Analog Devices, Inc.
// 
// All rights reserved.
// 
// Redistribution and use in source and binary forms, with or without modification,
// are permitted provided that the following conditions are met:
//     - Redistributions of source code must retain the above copyright
//       notice, this list of conditions and the following disclaimer.
//     - Redistributions in binary form must reproduce the above copyright
//       notice, this list of conditions and the following disclaimer in
//       the documentation and/or other materials provided with the
//       distribution.
//     - Neither the name of Analog Devices, Inc. nor the names of its
//       contributors may be used to endorse or promote products derived
//       from this software without specific prior written permission.
//     - The use of this software may or may not infringe the patent rights
//       of one or more patent holders.  This license does not release you
//       from the requirement that you obtain separate licenses from these
//       patent holders to use this software.
//     - Use of the software either in source or binary form, must be run
//       on or directly connected to an Analog Devices Inc. component.
//    
// THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
// INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A
// PARTICULAR PURPOSE ARE DISCLAIMED.
//
// IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, INTELLECTUAL PROPERTY
// RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR 
// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
// STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF 
// THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// ***************************************************************************
// ***************************************************************************

`timescale 1ns / 1ps

module axi_ad9162_if (

    // jesd interface
    // tx_clk is (line-rate/40)
    
    tx_clk,
    tx_data,
    
    // dac interface
    
    dac_clk,
    dac_rst,
    dac_data);
    
    // jesd interface
    // tx_clk is (line-rate/40)
    
    input             tx_clk;
    output  [255:0]   tx_data;
    
    // dac interface
    
    output            dac_clk;
    input             dac_rst;
    input   [255:0]   dac_data;

    // internal registers

    reg     [255:0]   tx_data = 'd0;
    
    // reorder data for the jesd links
    
    assign dac_clk = tx_clk;

    always @(posedge tx_clk) begin
      tx_data[255:248] <= dac_data[247:240];
      tx_data[247:240] <= dac_data[183:176];
      tx_data[239:232] <= dac_data[119:112];
      tx_data[231:224] <= dac_data[ 55: 48];
      tx_data[223:216] <= dac_data[255:248];
      tx_data[215:208] <= dac_data[191:184];
      tx_data[207:200] <= dac_data[127:120];
      tx_data[199:192] <= dac_data[ 63: 56];
      tx_data[191:184] <= dac_data[215:208];
      tx_data[183:176] <= dac_data[151:144];
      tx_data[175:168] <= dac_data[ 87: 80];
      tx_data[167:160] <= dac_data[ 23: 16];
      tx_data[159:152] <= dac_data[223:216];
      tx_data[151:144] <= dac_data[159:152];
      tx_data[143:136] <= dac_data[ 95: 88];
      tx_data[135:128] <= dac_data[ 31: 24];
      tx_data[127:120] <= dac_data[231:224];
      tx_data[119:112] <= dac_data[167:160];
      tx_data[111:104] <= dac_data[103: 96];
      tx_data[103: 96] <= dac_data[ 39: 32];
      tx_data[ 95: 88] <= dac_data[239:232];
      tx_data[ 87: 80] <= dac_data[175:168];
      tx_data[ 79: 72] <= dac_data[111:104];
      tx_data[ 71: 64] <= dac_data[ 47: 40];
      tx_data[ 63: 56] <= dac_data[199:192];
      tx_data[ 55: 48] <= dac_data[135:128];
      tx_data[ 47: 40] <= dac_data[ 71: 64];
      tx_data[ 39: 32] <= dac_data[  7:  0];
      tx_data[ 31: 24] <= dac_data[207:200];
      tx_data[ 23: 16] <= dac_data[143:136];
      tx_data[ 15:  8] <= dac_data[ 79: 72];
      tx_data[  7:  0] <= dac_data[ 15:  8];
    end
   
endmodule

// ***************************************************************************
// ***************************************************************************