2014-04-01 15:46:37 +00:00
|
|
|
|
|
|
|
|
source ../../scripts/adi_env.tcl
|
2014-04-01 16:01:57 +00:00
|
|
|
project_new fmcjesdadc1_a5gt -overwrite
|
2014-04-01 15:46:37 +00:00
|
|
|
|
|
|
|
|
set_global_assignment -name FAMILY "Arria V"
|
|
|
|
|
set_global_assignment -name DEVICE 5AGTFD7K3F40I5
|
2014-04-01 16:01:57 +00:00
|
|
|
set_global_assignment -name TOP_LEVEL_ENTITY system_top
|
|
|
|
|
set_global_assignment -name SDC_FILE system_constr.sdc
|
|
|
|
|
set_global_assignment -name QSYS_FILE system_bd.qsys
|
2014-04-01 15:46:37 +00:00
|
|
|
set_global_assignment -name VERILOG_FILE $ad_hdl_dir/library/common/altera/ad_jesd_align.v
|
|
|
|
|
set_global_assignment -name VERILOG_FILE $ad_hdl_dir/library/common/altera/ad_xcvr_rx_rst.v
|
|
|
|
|
set_global_assignment -name VERILOG_FILE ../common/fmcjesdadc1_spi.v
|
2014-04-01 16:01:57 +00:00
|
|
|
set_global_assignment -name VERILOG_FILE system_top.v
|
2014-04-01 15:46:37 +00:00
|
|
|
|
2014-04-01 16:01:57 +00:00
|
|
|
source $ad_hdl_dir/projects/common/a5gt/a5gt_system_assign.tcl
|
2014-04-01 15:46:37 +00:00
|
|
|
|
|
|
|
|
# reference clock
|
|
|
|
|
|
|
|
|
|
set_location_assignment PIN_AB9 -to ref_clk
|
|
|
|
|
set_location_assignment PIN_AB8 -to "ref_clk(n)"
|
|
|
|
|
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to ref_clk
|
|
|
|
|
set_instance_assignment -name XCVR_REFCLK_PIN_TERMINATION AC_COUPLING -to ref_clk
|
|
|
|
|
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to ref_clk
|
|
|
|
|
|
|
|
|
|
# lane data
|
|
|
|
|
|
|
|
|
|
set_location_assignment PIN_AE1 -to rx_data[0]
|
|
|
|
|
set_location_assignment PIN_AE2 -to "rx_data[0](n)"
|
|
|
|
|
set_location_assignment PIN_AA1 -to rx_data[1]
|
|
|
|
|
set_location_assignment PIN_AA2 -to "rx_data[1](n)"
|
|
|
|
|
set_location_assignment PIN_U1 -to rx_data[2]
|
|
|
|
|
set_location_assignment PIN_U2 -to "rx_data[2](n)"
|
|
|
|
|
set_location_assignment PIN_R1 -to rx_data[3]
|
|
|
|
|
set_location_assignment PIN_R2 -to "rx_data[3](n)"
|
|
|
|
|
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to rx_data[0]
|
|
|
|
|
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to rx_data[1]
|
|
|
|
|
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to rx_data[2]
|
|
|
|
|
set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to rx_data[3]
|
|
|
|
|
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to rx_data[0]
|
|
|
|
|
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to rx_data[1]
|
|
|
|
|
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to rx_data[2]
|
|
|
|
|
set_instance_assignment -name XCVR_IO_PIN_TERMINATION 100_OHMS -to rx_data[3]
|
|
|
|
|
|
|
|
|
|
# jesd signals
|
|
|
|
|
|
|
|
|
|
set_location_assignment PIN_AD25 -to rx_sync
|
|
|
|
|
set_instance_assignment -name IO_STANDARD "2.5 V" -to rx_sync
|
|
|
|
|
|
|
|
|
|
set_location_assignment PIN_AC24 -to rx_sysref
|
|
|
|
|
set_instance_assignment -name IO_STANDARD "2.5 V" -to rx_sysref
|
|
|
|
|
|
|
|
|
|
# spi
|
|
|
|
|
|
|
|
|
|
set_location_assignment PIN_AG27 -to spi_csn
|
|
|
|
|
set_location_assignment PIN_AH27 -to spi_clk
|
|
|
|
|
set_location_assignment PIN_AD24 -to spi_sdio
|
|
|
|
|
|
|
|
|
|
set_instance_assignment -name IO_STANDARD "2.5 V" -to spi_csn
|
|
|
|
|
set_instance_assignment -name IO_STANDARD "2.5 V" -to spi_clk
|
|
|
|
|
set_instance_assignment -name IO_STANDARD "2.5 V" -to spi_sdio
|
|
|
|
|
|
|
|
|
|
# globals
|
|
|
|
|
|
|
|
|
|
set_global_assignment -name SYNCHRONIZER_IDENTIFICATION AUTO
|
|
|
|
|
set_global_assignment -name ENABLE_ADVANCED_IO_TIMING ON
|
|
|
|
|
set_global_assignment -name USE_TIMEQUEST_TIMING_ANALYZER ON
|
|
|
|
|
set_global_assignment -name TIMEQUEST_REPORT_SCRIPT fmcjesdadc1_sta.tcl
|
|
|
|
|
set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION OFF
|
|
|
|
|
|
2014-04-01 16:01:57 +00:00
|
|
|
execute_flow --compile
|
2014-04-01 15:46:37 +00:00
|
|
|
|
