zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
pluto_hdl_adi/projects/fmcomms2/zed/system_project.tcl

16 lines
451 B
Tcl
Raw Normal View History

Added ZC706, ZC702 and ZED FMCOMMS2 Vivado Project ZC706 runs rx_clk at 250 MHz. ZC702 and ZED run rx_clk at 200 MHz due to slower fabric. The ZC702 and ZED projects need init_user in the boot procedure in order for the HP Ports to work correctly. Both DDS and DMA mode work.
2014-03-18 13:27:42 +00:00
source ../../scripts/adi_env.tcl
source $ad_hdl_dir/projects/scripts/adi_project.tcl
fmcomms2_zed: Update design to the new hdl framework
2015-03-13 16:52:57 +00:00
source $ad_hdl_dir/projects/scripts/adi_board.tcl
Added ZC706, ZC702 and ZED FMCOMMS2 Vivado Project ZC706 runs rx_clk at 250 MHz. ZC702 and ZED run rx_clk at 200 MHz due to slower fabric. The ZC702 and ZED projects need init_user in the boot procedure in order for the HP Ports to work correctly. Both DDS and DMA mode work.
2014-03-18 13:27:42 +00:00
scripts: Change adi_project_create to adi_project_xilinx for creating xilinx projects
2017-06-07 09:06:50 +00:00
adi_project_xilinx fmcomms2_zed
Added ZC706, ZC702 and ZED FMCOMMS2 Vivado Project ZC706 runs rx_clk at 250 MHz. ZC702 and ZED run rx_clk at 200 MHz due to slower fabric. The ZC702 and ZED projects need init_user in the boot procedure in order for the HP Ports to work correctly. Both DDS and DMA mode work.
2014-03-18 13:27:42 +00:00
adi_project_files fmcomms2_zed [list \
"system_top.v" \
"system_constr.xdc"\
lib_refactoring: Fix path of the IO macros
2016-08-05 15:00:34 +00:00
"$ad_hdl_dir/library/xilinx/common/ad_iobuf.v" \
Added ZC706, ZC702 and ZED FMCOMMS2 Vivado Project ZC706 runs rx_clk at 250 MHz. ZC702 and ZED run rx_clk at 200 MHz due to slower fabric. The ZC702 and ZED projects need init_user in the boot procedure in order for the HP Ports to work correctly. Both DDS and DMA mode work.
2014-03-18 13:27:42 +00:00
"$ad_hdl_dir/projects/common/zed/zed_system_constr.xdc" ]
adi_project_run fmcomms2_zed
move/rename - delay script belongs to ad9361
2017-03-10 17:44:32 +00:00
source $ad_hdl_dir/library/axi_ad9361/axi_ad9361_delay.tcl
Added ZC706, ZC702 and ZED FMCOMMS2 Vivado Project ZC706 runs rx_clk at 250 MHz. ZC702 and ZED run rx_clk at 200 MHz due to slower fabric. The ZC702 and ZED projects need init_user in the boot procedure in order for the HP Ports to work correctly. Both DDS and DMA mode work.
2014-03-18 13:27:42 +00:00