pluto_hdl_adi/library/altera/common/ad_cmos_out.v

102 lines
3.6 KiB
Coq
Raw Normal View History

2016-04-28 14:10:07 +00:00
// ***************************************************************************
// ***************************************************************************
// Copyright 2014(c) Analog Devices, Inc.
//
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without modification,
// are permitted provided that the following conditions are met:
// - Redistributions of source code must retain the above copyright
// notice, this list of conditions and the following disclaimer.
// - Redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in
// the documentation and/or other materials provided with the
// distribution.
// - Neither the name of Analog Devices, Inc. nor the names of its
// contributors may be used to endorse or promote products derived
// from this software without specific prior written permission.
// - The use of this software may or may not infringe the patent rights
// of one or more patent holders. This license does not release you
// from the requirement that you obtain separate licenses from these
// patent holders to use this software.
// - Use of the software either in source or binary form, must be run
// on or directly connected to an Analog Devices Inc. component.
//
// THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
// INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A
// PARTICULAR PURPOSE ARE DISCLAIMED.
//
// IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, INTELLECTUAL PROPERTY
// RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
// STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
// THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
// ***************************************************************************
// ***************************************************************************
`timescale 1ns/100ps
2016-10-31 17:13:48 +00:00
module __ad_cmos_out__ #(
parameter DEVICE_TYPE = 0,
parameter SINGLE_ENDED = 0,
parameter IODELAY_ENABLE = 0,
parameter IODELAY_CTRL = 0,
parameter IODELAY_GROUP = "dev_if_delay_group") (
2016-04-28 14:10:07 +00:00
// data interface
2016-10-31 17:13:48 +00:00
input tx_clk,
input tx_data_p,
input tx_data_n,
output tx_data_out,
2016-04-28 14:10:07 +00:00
// delay-data interface
2016-10-31 17:13:48 +00:00
input up_clk,
input up_dld,
input [ 4:0] up_dwdata,
output [ 4:0] up_drdata,
2016-04-28 14:10:07 +00:00
// delay-cntrl interface
2016-10-31 17:13:48 +00:00
input delay_clk,
input delay_rst,
output delay_locked);
2016-04-28 14:10:07 +00:00
2016-10-31 17:13:48 +00:00
// local parameter
2016-04-28 14:10:07 +00:00
2016-10-31 17:13:48 +00:00
localparam ARRIA10 = 0;
localparam CYCLONE5 = 1;
2016-04-28 14:10:07 +00:00
2016-04-28 15:37:46 +00:00
// defaults
2016-04-28 14:10:07 +00:00
assign up_drdata = 5'd0;
2016-04-28 15:37:46 +00:00
assign delay_locked = 1'b1;
// instantiations
2016-04-28 14:10:07 +00:00
generate
2016-10-31 17:13:48 +00:00
if (DEVICE_TYPE == ARRIA10) begin
__ad_cmos_out_1__ i_tx_data_oddr (
2016-11-01 16:40:48 +00:00
.clk_export (tx_clk),
.din_export ({tx_data_p, tx_data_n}),
.pad_out_export (tx_data_out));
end
endgenerate
generate
2016-10-31 17:13:48 +00:00
if (DEVICE_TYPE == CYCLONE5) begin
ad_cmos_out_core_c5 i_tx_data_oddr (
.clk (tx_clk),
.din ({tx_data_p, tx_data_n}),
.pad_out (tx_data_out));
end
endgenerate
2016-04-28 14:10:07 +00:00
endmodule
// ***************************************************************************
// ***************************************************************************