2016-09-30 14:50:10 +00:00
|
|
|
|
2018-08-10 07:34:45 +00:00
|
|
|
## FIFO depth is 8Mb - 500k samples
|
2017-02-27 21:05:21 +00:00
|
|
|
set adc_fifo_name axi_ad9680_fifo
|
2018-08-10 07:34:45 +00:00
|
|
|
set adc_fifo_address_width 17
|
2017-02-27 21:05:21 +00:00
|
|
|
set adc_data_width 128
|
|
|
|
set adc_dma_data_width 64
|
|
|
|
|
2018-08-10 07:34:45 +00:00
|
|
|
## FIFO depth is 8Mb - 500k samples
|
2017-02-27 21:05:21 +00:00
|
|
|
set dac_fifo_name axi_ad9144_fifo
|
2018-08-10 07:34:45 +00:00
|
|
|
set dac_fifo_address_width 16
|
2017-02-27 21:05:21 +00:00
|
|
|
set dac_data_width 128
|
|
|
|
set dac_dma_data_width 128
|
|
|
|
|
2018-08-10 07:34:45 +00:00
|
|
|
## NOTE: With this configuration the #36Kb BRAM utilization is at ~57%
|
|
|
|
|
2016-09-30 15:54:15 +00:00
|
|
|
source $ad_hdl_dir/projects/common/zcu102/zcu102_system_bd.tcl
|
2017-02-22 20:56:37 +00:00
|
|
|
source $ad_hdl_dir/projects/common/xilinx/adcfifo_bd.tcl
|
|
|
|
source $ad_hdl_dir/projects/common/xilinx/dacfifo_bd.tcl
|
2016-09-30 14:50:10 +00:00
|
|
|
source ../common/daq2_bd.tcl
|
|
|
|
|
2017-11-10 16:12:13 +00:00
|
|
|
ad_ip_parameter axi_ad9144_xcvr CONFIG.XCVR_TYPE 2
|
|
|
|
ad_ip_parameter axi_ad9680_xcvr CONFIG.XCVR_TYPE 2
|
|
|
|
|
2017-04-24 12:44:45 +00:00
|
|
|
ad_ip_parameter util_daq2_xcvr CONFIG.XCVR_TYPE 2
|
|
|
|
ad_ip_parameter util_daq2_xcvr CONFIG.QPLL_FBDIV 20
|
|
|
|
ad_ip_parameter util_daq2_xcvr CONFIG.QPLL_REFCLK_DIV 1
|
2016-09-30 14:50:10 +00:00
|
|
|
|