zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
pluto_hdl_adi/projects/daq1/zc706/system_project.tcl

20 lines
658 B
Tcl
Raw Normal View History

daq1: Initial commit
2014-09-01 15:34:31 +00:00
source ../../scripts/adi_env.tcl
source $ad_hdl_dir/projects/scripts/adi_project.tcl
daq1_zc706: Update project to the new framework
2015-03-24 10:45:24 +00:00
source $ad_hdl_dir/projects/scripts/adi_board.tcl
daq1: Initial commit
2014-09-01 15:34:31 +00:00
adi_project_create daq1_zc706
adi_project_files daq1_zc706 [list \
"../common/daq1_spi.v" \
lib_refactoring: Fix path of the IO macros
2016-08-05 15:00:34 +00:00
"$ad_hdl_dir/library/xilinx/common/ad_iobuf.v" \
daq1: Initial commit
2014-09-01 15:34:31 +00:00
"system_constr.xdc"\
daq1: Add AXI PLDDR FIFO to the receive path The AD9684 has two 500 MSPS converter, the system can not handle this throughput without a FIFO.
2016-07-06 06:20:57 +00:00
"$ad_hdl_dir/projects/common/zc706/zc706_system_mig_constr.xdc" \
"$ad_hdl_dir/projects/common/zc706/zc706_system_constr.xdc" \
"system_top.v" ]
set_property PROCESSING_ORDER EARLY [get_files $ad_hdl_dir/projects/common/zc706/zc706_system_constr.xdc]
set_property PROCESSING_ORDER EARLY [get_files system_constr.xdc]
daq1: Initial commit
2014-09-01 15:34:31 +00:00
adi_project_run daq1_zc706