2015-01-08 15:01:22 +00:00
|
|
|
|
2015-03-24 19:08:22 +00:00
|
|
|
# adv7511 (reconfigure base design)
|
2015-01-08 15:01:22 +00:00
|
|
|
|
2015-03-24 19:08:22 +00:00
|
|
|
set_property CONFIG.PCORE_EMBEDDED_SYNC {1} [get_bd_cells axi_hdmi_core]
|
|
|
|
|
|
|
|
|
|
create_bd_port -dir O -from 15 -to 0 hdmi_es_data
|
|
|
|
|
ad_connect hdmi_es_data axi_hdmi_core/hdmi_16_es_data
|
2015-01-08 15:01:22 +00:00
|
|
|
|
2015-03-23 10:45:34 +00:00
|
|
|
# adv7611
|
2015-01-08 15:01:22 +00:00
|
|
|
|
2015-03-24 19:08:22 +00:00
|
|
|
create_bd_port -dir I hdmi_rx_clk
|
|
|
|
|
create_bd_port -dir I -from 15 -to 0 hdmi_rx_data
|
2015-03-23 10:45:34 +00:00
|
|
|
|
|
|
|
|
# iic interface
|
|
|
|
|
|
2015-03-24 19:08:22 +00:00
|
|
|
set axi_iic_imageon [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_imageon]
|
|
|
|
|
set_property -dict [list CONFIG.USE_BOARD_FLOW {true}] $axi_iic_imageon
|
|
|
|
|
set_property -dict [list CONFIG.IIC_BOARD_INTERFACE {Custom}] $axi_iic_imageon
|
|
|
|
|
|
|
|
|
|
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 iic_imageon
|
|
|
|
|
ad_connect iic_imageon axi_iic_imageon/iic
|
|
|
|
|
ad_cpu_interconnect 0x43C40000 axi_iic_imageon
|
|
|
|
|
ad_cpu_interrupt ps-11 mb-11 axi_iic_imageon/iic2intc_irpt
|
|
|
|
|
|
|
|
|
|
# hdmi peripherals
|
|
|
|
|
|
|
|
|
|
set axi_hdmi_rx_core [create_bd_cell -type ip -vlnv analog.com:user:axi_hdmi_rx:1.0 axi_hdmi_rx_core]
|
|
|
|
|
|
|
|
|
|
set axi_hdmi_rx_dma [create_bd_cell -type ip -vlnv analog.com:user:axi_dmac:1.0 axi_hdmi_rx_dma]
|
|
|
|
|
set_property -dict [list CONFIG.C_DMA_TYPE_SRC {2}] $axi_hdmi_rx_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_DMA_TYPE_DEST {0}] $axi_hdmi_rx_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_CYCLIC {0}] $axi_hdmi_rx_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_AXI_SLICE_SRC {1}] $axi_hdmi_rx_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_AXI_SLICE_DEST {0}] $axi_hdmi_rx_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_CLKS_ASYNC_DEST_REQ {1}] $axi_hdmi_rx_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_CLKS_ASYNC_SRC_DEST {1}] $axi_hdmi_rx_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_CLKS_ASYNC_REQ_SRC {1}] $axi_hdmi_rx_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_2D_TRANSFER {1}] $axi_hdmi_rx_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_SYNC_TRANSFER_START {1}] $axi_hdmi_rx_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_DMA_LENGTH_WIDTH {14}] $axi_hdmi_rx_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_DMA_DATA_WIDTH_SRC {32}] $axi_hdmi_rx_dma
|
|
|
|
|
set_property -dict [list CONFIG.C_DMA_DATA_WIDTH_DEST {64}] $axi_hdmi_rx_dma
|
|
|
|
|
|
|
|
|
|
ad_connect hdmi_rx_clk axi_hdmi_rx_core/hdmi_rx_clk
|
|
|
|
|
ad_connect hdmi_rx_data axi_hdmi_rx_core/hdmi_rx_data
|
|
|
|
|
ad_connect hdmi_clk axi_hdmi_rx_core/hdmi_clk
|
|
|
|
|
ad_connect hdmi_clk axi_hdmi_rx_dma/fifo_wr_clk
|
|
|
|
|
ad_connect axi_hdmi_rx_core/hdmi_dma_sof axi_hdmi_rx_dma/fifo_wr_sync
|
|
|
|
|
ad_connect axi_hdmi_rx_core/hdmi_dma_de axi_hdmi_rx_dma/fifo_wr_en
|
|
|
|
|
ad_connect axi_hdmi_rx_core/hdmi_dma_data axi_hdmi_rx_dma/fifo_wr_din
|
|
|
|
|
ad_connect axi_hdmi_rx_core/hdmi_dma_ovf axi_hdmi_rx_dma/fifo_wr_overflow
|
|
|
|
|
|
|
|
|
|
ad_cpu_interconnect 0x43100000 axi_hdmi_rx_core
|
|
|
|
|
ad_cpu_interconnect 0x43C20000 axi_hdmi_rx_dma
|
|
|
|
|
|
2015-03-27 16:57:32 +00:00
|
|
|
ad_mem_hp1_interconnect sys_cpu_clk sys_ps7/S_AXI_HP1
|
|
|
|
|
ad_mem_hp1_interconnect sys_cpu_clk axi_hdmi_rx_dma/m_dest_axi
|
2015-03-24 19:08:22 +00:00
|
|
|
ad_connect sys_cpu_resetn axi_hdmi_rx_dma/m_dest_axi_aresetn
|
|
|
|
|
ad_cpu_interrupt ps-12 mb-12 axi_hdmi_rx_dma/irq
|
2015-01-08 15:01:22 +00:00
|
|
|
|
