2015-05-11 14:17:07 +00:00
|
|
|
|
2015-06-01 14:59:33 +00:00
|
|
|
create_clock -period "10.000 ns" -name sys_clk_100mhz [get_ports {sys_clk}]
|
|
|
|
|
create_clock -period "2.000 ns" -name rx_ref_clk_500mhz [get_ports {rx_ref_clk}]
|
|
|
|
|
create_clock -period "2.000 ns" -name tx_ref_clk_500mhz [get_ports {tx_ref_clk}]
|
2015-05-11 14:17:07 +00:00
|
|
|
|
|
|
|
|
derive_pll_clocks
|
2015-07-13 14:07:18 +00:00
|
|
|
derive_clock_uncertainty
|
2015-05-11 14:17:07 +00:00
|
|
|
|
2015-08-27 17:53:54 +00:00
|
|
|
set_false_path -from [get_clocks {sys_clk_100mhz}] -to [get_clocks {\
|
2016-06-07 16:25:56 +00:00
|
|
|
i_system_bd|sys_ddr3_cntrl_phy_clk_0 \
|
|
|
|
|
i_system_bd|sys_ddr3_cntrl_phy_clk_1 \
|
|
|
|
|
i_system_bd|sys_ddr3_cntrl_phy_clk_2 \
|
|
|
|
|
i_system_bd|sys_ddr3_cntrl_phy_clk_l_0 \
|
|
|
|
|
i_system_bd|sys_ddr3_cntrl_phy_clk_l_1 \
|
|
|
|
|
i_system_bd|sys_ddr3_cntrl_phy_clk_l_2}]
|
2015-08-27 17:53:54 +00:00
|
|
|
|
2017-05-15 13:32:36 +00:00
|
|
|
set_false_path -from [get_clocks {sys_clk_100mhz}] \
|
|
|
|
|
-to [get_clocks {i_system_bd|sys_ddr3_cntrl_core_nios_clk}]
|
2016-04-20 20:07:41 +00:00
|
|
|
|
2017-05-15 13:32:36 +00:00
|
|
|
set_false_path -from [get_clocks {sys_clk_100mhz}] \
|
|
|
|
|
-through [get_nets *altera_jesd204_tx_csr_inst*] \
|
2016-09-12 18:50:54 +00:00
|
|
|
-to [get_clocks {i_system_bd|avl_ad9144_xcvr|alt_core_pll|outclk0}]
|
2016-04-20 20:07:41 +00:00
|
|
|
|
2017-05-15 13:32:36 +00:00
|
|
|
set_false_path -from [get_clocks {sys_clk_100mhz}] \
|
|
|
|
|
-through [get_nets *altera_jesd204_tx_ctl_inst*] \
|
2016-09-12 18:50:54 +00:00
|
|
|
-to [get_clocks {i_system_bd|avl_ad9144_xcvr|alt_core_pll|outclk0}]
|
2016-04-20 20:07:41 +00:00
|
|
|
|
2017-05-15 13:32:36 +00:00
|
|
|
set_false_path -from [get_clocks {sys_clk_100mhz}] \
|
|
|
|
|
-through [get_nets *altera_jesd204_rx_csr_inst*] \
|
2016-09-12 18:50:54 +00:00
|
|
|
-to [get_clocks {i_system_bd|avl_ad9680_xcvr|alt_core_pll|outclk0}]
|
2016-04-20 20:07:41 +00:00
|
|
|
|
2017-05-15 13:32:36 +00:00
|
|
|
set_false_path -from [get_clocks {i_system_bd|avl_ad9144_xcvr|alt_core_pll|outclk0}] \
|
|
|
|
|
-through [get_nets *altera_jesd204_tx_csr_inst*] \
|
2016-04-20 20:07:41 +00:00
|
|
|
-to [get_clocks {sys_clk_100mhz}]
|
|
|
|
|
|
2017-05-15 13:32:36 +00:00
|
|
|
set_false_path -from [get_clocks {i_system_bd|avl_ad9144_xcvr|alt_core_pll|outclk0}] \
|
|
|
|
|
-through [get_nets *altera_jesd204_tx_ctl_inst*] \
|
2016-04-20 20:07:41 +00:00
|
|
|
-to [get_clocks {sys_clk_100mhz}]
|
|
|
|
|
|
2017-05-15 13:32:36 +00:00
|
|
|
set_false_path -from [get_clocks {i_system_bd|avl_ad9680_xcvr|alt_core_pll|outclk0}] \
|
|
|
|
|
-through [get_nets *altera_jesd204_rx_csr_inst*] \
|
2016-04-20 20:07:41 +00:00
|
|
|
-to [get_clocks {sys_clk_100mhz}]
|
|
|
|
|
|
2017-05-15 13:32:36 +00:00
|
|
|
set_false_path -from [get_clocks {i_system_bd|avl_ad9680_xcvr|alt_phy_0|rx_pma_clk}] \
|
|
|
|
|
-through [get_nets *altera_jesd204_rx_csr_inst*] \
|
|
|
|
|
-to [get_clocks {i_system_bd|avl_ad9680_xcvr|alt_core_pll|outclk0}]
|
|
|
|
|
|
|
|
|
|
set_false_path -from [get_clocks {i_system_bd|avl_ad9680_xcvr|alt_phy_1|rx_pma_clk}] \
|
|
|
|
|
-through [get_nets *altera_jesd204_rx_csr_inst*] \
|
|
|
|
|
-to [get_clocks {i_system_bd|avl_ad9680_xcvr|alt_core_pll|outclk0}]
|
|
|
|
|
|
|
|
|
|
set_false_path -from [get_clocks {i_system_bd|avl_ad9680_xcvr|alt_phy_2|rx_pma_clk}] \
|
|
|
|
|
-through [get_nets *altera_jesd204_rx_csr_inst*] \
|
|
|
|
|
-to [get_clocks {i_system_bd|avl_ad9680_xcvr|alt_core_pll|outclk0}]
|
|
|
|
|
|
|
|
|
|
set_false_path -from [get_clocks {i_system_bd|avl_ad9680_xcvr|alt_phy_3|rx_pma_clk}] \
|
|
|
|
|
-through [get_nets *altera_jesd204_rx_csr_inst*] \
|
|
|
|
|
-to [get_clocks {i_system_bd|avl_ad9680_xcvr|alt_core_pll|outclk0}]
|
|
|
|
|
|
