zcy
/
phyLS
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Verification""
20 Commits
4 Branches
3 Tags
15 MiB
C++ 99.8%
CMake 0.2%
 
 
Go to file
潘鸿洋 3e323e52be
Update conf.py 		2022-12-21 17:18:23 +08:00
benchmarks EPFL benchmarks 2022-12-14 01:35:54 -05:00
docs Update conf.py 2022-12-21 17:18:23 +08:00
lib add submodule 2022-12-13 21:08:19 -05:00
src version 5.0 2022-12-20 21:59:59 -05:00
.gitignore Initial commit 2022-12-14 08:51:36 +08:00
.gitmodules add submodule 2022-12-13 21:08:19 -05:00
CMakeLists.txt Create CMakeLists.txt 2022-12-14 09:17:47 +08:00
LICENSE Initial commit 2022-12-14 08:51:36 +08:00
README.md Update README.md 2022-12-21 11:05:59 +08:00

README.md

powerful heightened yielded Logic Synthesis (phyLS)

phyLS is based on the mockturtle, it can optimize different logics attributes. Currently, it supports AIG, MIG, XAG, and XMG based optimization.

Requirements

A modern compiler is required to build the libraries. Compiled successfully with Clang 6.0.1, Clang 12.0.0, GCC 7.3.0, and GCC 8.2.0.

How to Compile

git clone --recursive https://github.com/panhongyang0/phyLS.git
cd phyLS
mkdir build
cd build
cmake ..
make
./bin/phyLS