zcy
/
phyLS
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

PigMAP update

master
panhomyoung 2024-07-01 10:51:39 +08:00
parent 63c125a1fa
commit 2499d94260
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/commands/techmap.hpp
View File

@ -159,7 +159,7 @@ class techmap_command : public command {
st.total_wirelength); st.total_wirelength);
} else { } else {
auto res = mockturtle::map(aig, lib, ps, &st); auto res = mockturtle::map(aig, lib, ps, &st);
if (is_set("output")) write_verilog_with_binding_new(res, filename); if (is_set("output")) write_verilog_with_binding(res, filename);
std::cout << fmt::format( std::cout << fmt::format(
"Mapped AIG into #gates = {}, area = {:.2f}, delay = {:.2f}, " "Mapped AIG into #gates = {}, area = {:.2f}, delay = {:.2f}, "
"power = {:.2f}\n", "power = {:.2f}\n",